EFFICIENT DESIGN AND IMPLEMENTATION OF VEDIC CUBE CALCULATOR USING QUANTUM DOT CELLULAR AUTOMATA (QCA)
Keywords:
Cube Calculator, Multipliers, QCA Circuits, QCA Designer, QCA Designer-E, Vedic MathematicsAbstract
Vedic mathematics, known for its unique and swift computational techniques, provides an advantageous framework for rapid arithmetic calculations, including the computation of cubes of numbers. By integrating Vedic mathematics with the principles of Quantum Cellular Automata, we propose a novel approach to designing a Vedic cube calculator that offers low power consumption and high-speed performance. The project introduces the concept of using Vedic sutras, specifically the 'Urdhva Tiryagbhyam' sutra, to design coplanar QCA architectures for various functions such as a 2-bits cube calculator. Additionally, it discusses an optimized architecture based on E-shaped XOR gate and majority gate (MV), which exhibits notable improvements in terms of cell count, area, and latency compared to previous designs. Furthermore, the brief presents an extended design for a 4-bits architecture , which achieves even greater superiority in terms of cell count, covered area, and latency .Moreover, the comprehensive performance analyses were conducted using QCA Designer and QCA Designer-E tools. It concludes by emphasizing the advantages of QCA-based designs over CMOS-based designs, particularly in terms of power dissipation.
References
C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein, “Quantum cellular automata,” Nanotechnology, vol. 4, no. 1, pp. 49–57, 1993.
P. D. Tougaw and C. S. Lent, “Logical devices implemented using quantum cellular automata,” J. Appl. Phys., vol. 75, no. 3, pp. 1818–1825, 1994.
L. Wang and G. Xie, “A novel XOR/XNOR structure for modular design of QCA circuits,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 67, no. 12, pp. 3327–3331, Dec. 2020.
V. Pudi and K. Sridharan, “New decomposition theorems on majority logic for low-delay adder designs in quantum dot cellular automata,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 10, pp. 678–682, Oct. 2012.
G. Cocorullo, P. Corsonello, F. Frustaci, and S. Perri, “Design of efficient BCD adders in quantum-dot cellular automata,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 64, no. 5, pp. 575–579, May 2017.
A. N. Bahar and K. A. Wahid, “Design of QCA-serial parallel multiplier (QSPM) with energy dissipation analysis,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 67, no. 10, pp. 1939–1943, Oct. 2020.
H. Cho and E. E. Swartzlander, “Adder and multiplier design in quantum-dot cellular automata,” IEEE Trans. Comput., vol. 58, no. 6, pp. 721–727, Jun. 2009.
Z. Song, G. Xie, X. Cheng, L. Wang, and Y. Zhang, “An ultra-low cost multilayer RAM in quantum-dot cellular automata,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 67, no. 12, pp. 3397–3401, Dec. 2020.
A. N. Bahar and K. A. Wahid, “Design of an efficient N× N butterfly switching network in quantum-dot cellular automata (QCA),” IEEE Trans. Nanotechnol., vol. 19, pp. 147–155, 2020, DOI: 10.1109/TNANO.2020.2969166.
J. S. S. B. K. T. Maharaja, Vedic Mathematics: Sixteen Simple Sutras Fromulae from the Vedas. Varanasi, India: Motilal Banarsidass Publ., 2015.
A. Chudasama and T. N. Sasamal, “Implementation of 4×4 vedic multiplier using carry save adder in quantum-dot cellular automata,” in Proc. Int. Conf. Commun. Signal Process. (ICCSP), Melmaruvathur, India, 2016, pp. 1260–1264.
V. G. Pooja, B. S. Premananda, and G. S. Ramesh, “Design of compact vedic multiplier for high performance circuits,” in Proc. 3rd IEEE Int. Conf. Recent Trends Electron. Inf. Commun. Technol. (RTEICT), Bangalore, India, 2018, pp. 1168–1172.
Downloads
Published
Issue
Section
License
Copyright (c) 2024 G.Krishna Veni, G.Srinivasa Rao, G.Usha, G.Navya Sri, K.Vindhya (Author)
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
